Vishal G. Puranik2 KPS. Design of Low Power Truncation-Error-Tolerant (TET) Adder in Digital Signal Processing. IJETCR [Internet]. 2014Dec.1 [cited 2026Oct.5];2(6). Available from: https://www.ijetcr.org/index.php/ijetcr/article/view/76