[1]
C. R. Dr. Jai Gopal Pandey, “A Digital CMOS Implementation with Power Dissipation”, IJETCR, vol. 3, no. 4, Aug. 2015.